LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    VHCG :: News :: Downloads :: Tracker :: Discussions (cores)    

    Viterbi HDL Code Generator: VHCG

    Details

    Name: vhcg
    Created: 27-May-2004 12:22:07
    Updated: 10-May-2006 11:28:43
    CVS: no files in cvs

    Other project properties

    Category :: Arithmetic core
    Language :: Other
    License :: GPL
    Phaze :: Design done
    Development status :: Beta

    Project maintainers

  • mike chen
  • Statistics

  • view
  • Viterbi HDL Code Generator

    This is a code generator for some kinds of viterbi decoders. It can generate the synthesiable verilog HDL codes. These have been verified under simulation. The generator itself is released under GPL license but the Verilog HDL codes generated by it is without any restrictions. I will be glad to head these Verilog HDL codes be used in some applications.

    If you have any advices, please email to bear at china_world_solaris .
    And I have creat a project at sourceforge.net, too. You can find them here.
    http://viterbi-gen.sourceforge.net
    Now you can post questions
    http://groups.yahoo.com/group/vhcg (Here)

    Features

    • support any popular convolution code.
    • throughput and area of decoder are scalable.
    • in place state metric storage.
    • parameterized modules.
    • something else.

    Status

    • Version 1.0
    • To be continued
    • Updated


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.