LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores) :: Platforms    

    Universal Programming Cable: Overview

    Details

    Name: upcable
    Created: 05-Oct-2004 17:39:30
    Updated: 03-Dec-2004 17:39:41
    CVS: no files in cvs

    Other project properties

    Category :: Prototype board
    Category :: Other
    Language :: Verilog
    Language :: VHDL
    Phaze :: FPGA proven

    Project maintainers

  • Antti Lukats
  • Statistics

  • view
  • Description

    The goal was to create a set of HDL designs that can convert a small PLD to emulate any JTAG/ISP/Download cable. In most cases those designs are pretty trivial.

    All (almost all) current testing is now done using Chameleon dongle from http://www.amontec.com

    Features

    • Emulated Cables
      • ByteBlasterMB/II
      • Xilinx Parallel Cable III
      • Atmel ATDH2081
      • Atmel STK200
      • JTAG Wiggler
      • Cypress UltraISR Cable
      • LVTP (Low Voltage Trival PIC Programmer)
      • TI MSP JTAG Cable

    Status

    • Found the old project files and documentation and uploaded to opencores
    • PCB with XC9536XL 90% done, may go into new PCB rev
    • Several configurations have been tested with an prototype


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.