LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: john at leineweb.de<john@l...>
    Date: Wed Apr 27 16:13:21 CEST 2005
    Subject: [oc] Searching for a 16550 uart in VHDL
    Top
    Hello,

    Does anyone have a VHDL-translation from the verilog 16550 uart so
    nicely done in the projects.

    I cant get it translated from verilog to VHDL

    Doesn't have to be Wishbone compatible.
    It could also be a different one, or Xilinx specific (I use a Spartan 3)
    (internal dual port rams).

    Thanks in advance

    John van Zijl

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.