LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Ielsch Francis<Francis.Ielsch@e...>
    Date: Thu Apr 14 12:25:52 CEST 2005
    Subject: [oc] Uart16550 with Quartus
    Top
    Hello,

    For those who have already use the uart16550 module, what tool did you
    use ??
    I'm asking this because I'm trying to synthesize uart16550 with Quartus
    (4.2 sp1 web edition) and I just discovered that Quartus doesn't support
    more as two hierarchical levels. Therefore, I am not able to synthesize
    such statements: uart_snd.regs.transmitter.state==0 :-(

    Thanks,
    francis
    -------------- next part --------------
    An HTML attachment was scrubbed...
    URL: attachment.htm

    Follow upAuthor
    [oc] Uart16550 with QuartusSheila Carey

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.