LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Ielsch Francis<Francis.Ielsch@e...>
    Date: Thu Mar 31 18:19:51 CEST 2005
    Subject: AW: [oc] SystemC
    Top
    As you are toalking about systemC... I'm wondering if there is free softwares that help at modeling designs in systemC ??

    Francis

    > -----Ursprüngliche Nachricht-----
    > Von: cores-bounces@o...
    > [mailto:cores-bounces@o...] Im Auftrag von Philipp
    > Klaus Krause
    > Gesendet: Montag, 28. März 2005 19:53
    > An: Discussion list about free open source IP cores
    > Betreff: [oc] SystemC
    >
    >
    > Most of the cores seem to be written in Verilog, but
    > there are some SystemC ones. Maybe a "SystemC" entry should
    > be added to the language selection for project browsing.
    >
    > Philipp
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >


    Follow upAuthor
    [oc] SystemCSheila Carey

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.