LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mike Delaney<mmdst23@g...>
    Date: Sat Feb 26 23:31:11 CET 2005
    Subject: [oc] Re: what opensource tools to use
    Top
    Doh! I forgot that Xilinx gave out the source to the behavioral
    libraries for all the ASIC cells. Sorry about that.

    Mike


    On Sat, 26 Feb 2005 14:53:12 -0500, Michael Hordijk
    <hoffbrinkle@h...> wrote:
    > <cut>
    > > look at the manual, but it seems to suggest that using vendor-spefic
    > > parts, such as block RAMs, or ASIC multipliers or DSP blocks/slices,
    >
    > I've had no problems using the above simulator with any of the Xilinx
    > cores I use. Obviously, inferred parts are no problem. It's compiled
    > everything I need from unisim and XilinxCoreLib with no problems. Supports
    > VHDL 2002, etc.
    >

    ReferenceAuthor
    [oc] Re: what opensource tools to useMichael Hordijk

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.