LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ashim at roysrus.com<ashim@r...>
    Date: Tue Dec 21 17:09:21 CET 2004
    Subject: [oc] Dealing with large vectors in Verilog
    Top
    I am trying to figure out an easy way to define vectors in Verilog.
    For instance, in the dedsign we have 22-element vectors, each of these
    elements are 16-bit wide (22 x 16 = 352 bits). There are 32 such
    vectors that I need to store. I am using the following notation for
    the memory - MEMA:
    Reg [351:0] MEMA [31:0]

    Now I need to perform computations using individual elements of the
    vector. For instance, I need to add two elements j and k of the vector
    (elements are 16-bits wide) from MEMA location p and store the result
    in location q.

    Is there a simple way of identifying the vector elements and using
    them in repetitive computation.

    I will appreciate any suggestions on the subject.

    Thank you,

    Ashim Roy

    Follow upAuthor
    [oc] Dealing with large vectors in VerilogGuy Hutchison

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.