LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Bjorn Olsson<Bjorn.Olsson@I...>
    Date: Tue Dec 7 15:01:46 CET 2004
    Subject: [oc] Fwd: [cdrom] Re: FFT Hardware Structure Design
    Top
    Dear Mr Prakash,

    I can picture how your future employment interview will sound like:

    "- And what did your Master Thesis consist of?
    - Well, I designed a FFT algorithm in hardware.
    - Oh, very interesting. Can you explain how you thought and what was the
    most difficult problem with this design?
    - Eh.... ?
    - Well, did you encounter any special obstacles?
    - Well... eh....
    - Mr Prakash, how did you design this hardware block?
    - Eh... I got it from someone on the internet, because I was too lazy to do
    it myself.
    - ... Oh I see. Well, I am sure you will find a suitable position in your
    professional con... oh sorry, worklife, but not at this company. Good day."

    Why don´t you get your butt out of the wagon and do the assignment as you are
    supposed to, and not by cheating?

    --
    Without any respect whatsoever

    Björn Olsson
    Vice President Production
    --------------------------------------------------------------------
    InformAsic AB / Hugo Grauers gata 5B / SE-411 33 GÖTEBORG / Sweden
    Tel: +46 31 68 54 90 Fax: +46 31 68 54 91 Mobile: +46 733 75 97 01
    E-mail: bjorn.olsson@i... Home: www.informasic.com


    prakash_battula@r... wrote:
    > Hello,
    >
    > I am student doing master thesis,
    > I have to do design a hardware for FFT.
    > Actully my work is, i have to bring out the particuler frequency
    > component from the signal which consists of noises.
    > If u have any previously designed ckts please send me the design also.
    > Thnaking You,
    >
    > Best regards,
    > Prakash.
    >
    >
    > ----- Original Message -----
    > From: bijan80@e...
    > To: gxv@c..., cores@o...
    > Date: Mon, 25 Mar 2002 08:47:53 +0100
    > Subject: Re: [oc] Fwd: [cdrom] Re: FFT Hardware Structure Design
    >
    >
    >>
    >>I'm doing almost the same thing as jamil... I mean I'm designning a
    >>FFT
    >>using VHDL for OFDM system. The problem is I don't have any idea
    >>how
    >>to transfer the algorithm to VHDL. can you help me too?
    >>
    >>----- Original Message -----
    >>From: Ganesh Venkataraman <gxv@c... >
    >>To: cores@o...
    >>Date: Wed, 09 Aug 2000 11:52:31 +0531
    >>Subject: Re: [oc] Fwd: [cdrom] Re: FFT Hardware Structure Design
    >>
    >>
    >>>Hi Jamil,
    >>> Regarding the hardware implementation of FFT.
    >>> First do a behavior model and test it. That must be simple
    >>
    >>and
    >>
    >>>will be useful later to test u'r complete structural design
    >>> For the behavior model, u need 1024x2 registers each being
    >>
    >>16-bit
    >>
    >>>wide, plus an accumulator and a register to store the data.
    >>> The u go on to the structural design. Do u need to do a
    >>
    >>complete
    >>
    >>>structural design or will an RTL level design be sufficient.
    >>> Generally, for big designs no body does a complete structural
    >>>design, an RTL level model would be enough.
    >>> If u can give me the exact details of the algorithm that u
    >>
    >>are
    >>
    >>>planning to use, I can help u out with the design. I can tell
    >>
    >>u
    >>
    >>>what all
    >>> blocks u need and how to go about with the design
    >>>
    >>>regards,
    >>>
    >>>Ganesh Venkataraman
    >>>
    >>>
    >>>Jamil Khatib wrote:
    >>>I am forwarding this email to main opencores mailing
    >>>list
    >>> >>>--- hanzy <hanzy@c... > wrote: >>> >>>>Date: Tue, 8 Aug 2000 11:14:11 +0800 >>>>From: hanzy <hanzy@c... > >>>>To: "cdrom@o... " <cdrom@o... > >>>>Subject: [cdrom] Re: FFT Hardware Structure Design >>>>Reply-to: cdrom@o... >>>> >>>>FFT Hardware Structure Design >>>>I'm now researching in the Fastest FFT hardware >>>>structure Design, (Fast Fourium Transform, 1024 >>>>complex points with 16 bits precision, should be >>>>processed in 32us), I use VHDL to design the >>>>structure, but to the structure I don't know the >>>>details, the algorithm is easy, but to turn the >>>>algorithm to structure and turn to digital >>>>electronical design, for I have no experiences, I >>>>still feel all adrift, is there any experts who can >>>>give me some references? >>>> >>>>Best Regards! >>>> >>>>hanzy >>>> >>>>-- >> > ****************************************************** > > >>******* >> >>>Ganesh Venkataraman Ph : 90-080-3530132 extn 150 Design >> >>Engineer >> >>>email : gxv@c... Cypress Semiconductors Bangalore India >>>"Whether you think you can or you think you can't YOU ARE >> >>RIGHT " >> > ****************************************************** > > >>******* >> >>>begin:vcard n:Venkataraman;Ganesh tel;home:90-080-5272995 >>>tel;work:90-080-3530132 extn 150 x-mozilla.shtml:FALSE >> >>org:Cypress >> >>>Semiconductor Technology India Limited;DCD version:2.1 >>>email;internet:gxv@c... title:Design Engineer >>>adr;quoted-printable:;;137, 15th 'B' Cross,=0D=0AEashwara >>>Layout,=0D=0AIndira Nagar Second Stage. >> >> ;Bangalore;Karnataka;;India >> >>>x-mozilla-cpt:;-19280 fn:Ganesh Venkataraman end:vcard >>> >> > _______________________________________________ > http://www.opencores.org/mailman/listinfo/cores

    ReferenceAuthor
    [oc] Fwd: [cdrom] Re: FFT Hardware Structure DesignPrakash_battula

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.