LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Edmond Cote<edmond_cote@y...>
    Date: Thu Nov 18 19:47:35 CET 2004
    Subject: [oc] RTL Schematic Generaot
    Top

    I agree, Xilinx ECS is lacking.

    I am currently evaluating Altec's Active-HDL. They
    offer a 20 day free-trial. I don't have a clue about
    how much their licenses cost, I figure if it isn't
    clearly displayed, than it is probably very expensive.

    Edmond


    --- Shehryar Shaheen <shehryar.shaheen@u...> wrote:

    > Hello All,
    > Antbody knowing of a freely avialble
    > RTL schematic
    > diagram generator with all signals, compaoments,
    > instances etc
    >
    > The Xililnx Schematic generator misses out some
    > detials any
    > alternatives anybody knows, kindly do suggest.
    >
    > Regards
    >
    > Shehryar
    >
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >




    __________________________________
    Do you Yahoo!?
    The all-new My Yahoo! - Get yours free!
    http://my.yahoo.com



    ReferenceAuthor
    [oc] RTL Schematic GeneraotShehryar Shaheen

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.