LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann<rudi@a...>
    Date: Tue Oct 19 11:32:48 CEST 2004
    Subject: [oc] AHB Monitor.
    Top
    On Tue, 2004-10-19 at 15:57, ravindras.angadi@w... wrote:
    > Hi every body!
    >
    > I m designing a module for a AMBA-AHB "monitor" - can anybody plz
    > guide me how to go about it...
    >
    > The monitor should be capable for checking all the conditions of the
    > protocol.

    Read the spec, make list of what it should do, write up how you
    intend to do it, and send it out to the list. THAN may be somebody
    will take a look and propose improvements ...

    > coding will be done in Verilog...
    >
    > I m new to this and expecting some help...

    Expect nothing - kindly ask for help. People here are kindly
    donating their time to help each other.

    > thankyou

    Regards,
    rudi
    =============================================================
    Rudolf Usselmann, ASICS World Services, http://www.asics.ws
    Your Partner for IP Cores, Design, Verification and Synthesis


    ReferenceAuthor
    [oc] AHB Monitor.Ravindras angadi

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.