LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ravindras.angadi at wipro.com<ravindras.angadi@w...>
    Date: Tue Oct 19 10:57:01 CEST 2004
    Subject: [oc] AHB Monitor.
    Top
    Hi every body!

    I m designing a module for a AMBA-AHB "monitor" - can anybody plz
    guide me how to go about it...

    The monitor should be capable for checking all the conditions of the
    protocol.

    coding will be done in Verilog...

    I m new to this and expecting some help...

    thankyou

    Follow upAuthor
    [oc] AHB Monitor.Rudolf Usselmann

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.