LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: delta trinity<deltatrinity@h...>
    Date: Sun Aug 22 17:43:29 CEST 2004
    Subject: [oc] PCI bridge core, can't synthesize CRT example
    Top
    Hi

    I downloaded the PCI core, and I'm trying to synthesize the CRT example.

    However, the synthesizer (Synplicity 7.5.1) complain that top.v try to
    access pci_bridge32.v 'wbm_cab_o' signal.

    There is no such signal defined for pci_bridge32. At most, I found a
    definition for wbm_cab_i, but not wbm_cab_o.

    Also, I had to go through a few modifications of the pci_user_constants.v
    file. This is because Synplify doesn't like having 2 of those files (one in
    CRT and one in RTL directory). During compile, the pci core used the file
    in RTL, and the CRT demo used the file in CRT directory. There were
    incompatibility. Just copying the one from CRT didn't help, and increased
    the error count, as it was missing a lot of defines (like the unused WB
    addesses mask/translations defines).

    Has anyone compiled the demo example, that is currently available?

    Thanks.

    _________________________________________________________________
    Express yourself instantly with MSN Messenger! Download today - it's FREE!
    hthttp://messenger.msn.click-url.com/go/onm00200471ave/direct/01/


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.