LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Nicolas Boulay<nico@s...>
    Date: Sat Jun 26 18:33:08 CEST 2004
    Subject: [oc] Help Wanted - VHDL Parser Construction
    Top
    You should look at ghdl.free.fr

    Regards.

    Nicolas Boulay

    Le Mercredi 23 Juin 2004 23:13, Hotmail a écrit :
    > I have been looking into VHDL as a 'soft' language, my background is
    > embedded software and my experience/knowledge of vhdl is limited but I am
    > familiar with the basics. I would like to begin construction of a vhdl
    > parse tool but I am unable to find any really usefull information on a
    > standard output for a vhdl parser. I have the language reference manual and
    > have the bnf (syntatic description) which would allow me to get as far as
    > tokenising an input file and applying rules but ultimately I should be able
    > to feed the output of the parse into a synthesis tool.. (?) I have found
    > some information refering to vif (vhdl intermediate format) which I believe
    > is proprietry (please correct me if I am wrong) but there must be a
    > standardised interface established ISO,ANSI......GNU? If anyone has any
    > information or pointers I would like to hear from you.
    >
    > Thanks all
    >
    > Ben



    ReferenceAuthor
    [oc] Help Wanted - VHDL Parser ConstructionHotmail

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.